




Chip 21 | 100nM_asso_minus0pM




Chip 21 | 100nM_disso_minus0pM




Chip 21 | 100pM_asso_minus0pM




Chip 21 | 100pM_disso_minus0pM




Chip 21 | 10nM_asso_minus0pM




Chip 21 | 10nM_disso_minus0pM




Chip 21 | 1nM_asso_minus0pM




Chip 21 | 1nM_disso_minus0pM




Chip 22 | 100nM_asso_minus0pM




Chip 22 | 100nM_disso_minus0pM




Chip 22 | 100pM_asso_minus0pM




Chip 22 | 100pM_disso_minus0pM




Chip 22 | 10nM_asso_minus0pM




Chip 22 | 10nM_disso_minus0pM




Chip 22 | 1nM_asso_minus0pM




Chip 22 | 1nM_disso_minus0pM




Chip 23 | 100nM_asso_minus0pM




Chip 23 | 100nM_disso_minus0pM




Chip 23 | 100pM_asso_minus0pM




Chip 23 | 100pM_disso_minus0pM




Chip 23 | 10nM_asso_minus0pM




Chip 23 | 10nM_disso_minus0pM




Chip 23 | 1nM_asso_minus0pM




Chip 23 | 1nM_disso_minus0pM




Chip 26 | 100nM_asso_minus0pM




Chip 26 | 100nM_disso_minus0pM




Chip 26 | 100pM_asso_minus0pM




Chip 26 | 100pM_disso_minus0pM




Chip 26 | 10nM_asso_minus0pM




Chip 26 | 10nM_disso_minus0pM




Chip 26 | 1nM_asso_minus0pM




Chip 26 | 1nM_disso_minus0pM




Chip 27 | 100nM_asso_minus0pM




Chip 27 | 100nM_disso_minus0pM




Chip 27 | 100pM_asso_minus0pM




Chip 27 | 100pM_disso_minus0pM




Chip 27 | 10nM_asso_minus0pM




Chip 27 | 10nM_disso_minus0pM




Chip 27 | 1nM_asso_minus0pM




Chip 27 | 1nM_disso_minus0pM




Chip 32 | 100nM_asso_minus0pM




Chip 32 | 100nM_disso_minus0pM




Chip 32 | 100pM_asso_minus0pM




Chip 32 | 100pM_disso_minus0pM




Chip 32 | 10nM_asso_minus0pM




Chip 32 | 10nM_disso_minus0pM




Chip 32 | 1nM_asso_minus0pM




Chip 32 | 1nM_disso_minus0pM




Chip 33 | 100nM_asso_minus0pM




Chip 33 | 100nM_disso_minus0pM




Chip 33 | 100pM_asso_minus0pM




Chip 33 | 100pM_disso_minus0pM




Chip 33 | 10nM_asso_minus0pM




Chip 33 | 10nM_disso_minus0pM




Chip 33 | 1nM_asso_minus0pM




Chip 33 | 1nM_disso_minus0pM




Chip 35 | 100nM_asso_minus0pM




Chip 35 | 100nM_disso_minus0pM




Chip 35 | 100pM_asso_minus0pM




Chip 35 | 100pM_disso_minus0pM




Chip 35 | 10nM_asso_minus0pM




Chip 35 | 10nM_disso_minus0pM




Chip 35 | 1nM_asso_minus0pM




Chip 35 | 1nM_disso_minus0pM




Chip 36 | 100nM_asso_minus0pM




Chip 36 | 100nM_disso_minus0pM




Chip 36 | 100pM_asso_minus0pM




Chip 36 | 100pM_disso_minus0pM




Chip 36 | 10nM_asso_minus0pM




Chip 36 | 10nM_disso_minus0pM




Chip 36 | 1nM_asso_minus0pM




Chip 36 | 1nM_disso_minus0pM




Chip 37 | 100nM_asso_minus0pM




Chip 37 | 100nM_disso_minus0pM




Chip 37 | 100pM_asso_minus0pM




Chip 37 | 100pM_disso_minus0pM




Chip 37 | 10nM_asso_minus0pM




Chip 37 | 10nM_disso_minus0pM




Chip 37 | 1nM_asso_minus0pM




Chip 37 | 1nM_disso_minus0pM




Chip 39 | 100nM_asso_minus0pM




Chip 39 | 100nM_disso_minus0pM




Chip 39 | 100pM_asso_minus0pM




Chip 39 | 100pM_disso_minus0pM




Chip 39 | 10nM_asso_minus0pM




Chip 39 | 10nM_disso_minus0pM




Chip 39 | 1nM_asso_minus0pM




Chip 39 | 1nM_disso_minus0pM




Chip 40 | 100nM_asso_minus0pM




Chip 40 | 100nM_disso_minus0pM




Chip 40 | 100pM_asso_minus0pM




Chip 40 | 100pM_disso_minus0pM




Chip 40 | 10nM_asso_minus0pM




Chip 40 | 10nM_disso_minus0pM




Chip 40 | 1nM_asso_minus0pM




Chip 40 | 1nM_disso_minus0pM




Chip 41 | 100nM_asso_minus0pM




Chip 41 | 100nM_disso_minus0pM




Chip 41 | 100pM_asso_minus0pM




Chip 41 | 100pM_disso_minus0pM




Chip 41 | 10nM_asso_minus0pM




Chip 41 | 10nM_disso_minus0pM




Chip 41 | 1nM_asso_minus0pM




Chip 41 | 1nM_disso_minus0pM




Chip 43 | 100nM_asso_minus0pM




Chip 43 | 100nM_disso_minus0pM




Chip 43 | 100pM_asso_minus0pM




Chip 43 | 100pM_disso_minus0pM




Chip 43 | 10nM_asso_minus0pM




Chip 43 | 10nM_disso_minus0pM




Chip 43 | 1nM_asso_minus0pM




Chip 43 | 1nM_disso_minus0pM




Chip 44 | 100nM_asso_minus0pM




Chip 44 | 100nM_disso_minus0pM




Chip 44 | 100pM_asso_minus0pM




Chip 44 | 100pM_disso_minus0pM




Chip 44 | 10nM_asso_minus0pM




Chip 44 | 10nM_disso_minus0pM




Chip 44 | 1nM_asso_minus0pM




Chip 44 | 1nM_disso_minus0pM




Chip 45 | 100nM_asso_minus0pM




Chip 45 | 100nM_disso_minus0pM




Chip 45 | 100pM_asso_minus0pM




Chip 45 | 100pM_disso_minus0pM




Chip 45 | 10nM_disso_minus0pM




Chip 45 | 1nM_asso_minus0pM




Chip 45 | 1nM_disso_minus0pM




Chip 46 | 100nM_asso_minus0pM




Chip 46 | 100nM_disso_minus0pM




Chip 46 | 100pM_asso_minus0pM




Chip 46 | 100pM_disso_minus0pM




Chip 46 | 10nM_asso_minus0pM




Chip 46 | 10nM_disso_minus0pM




Chip 46 | 1nM_asso_minus0pM




Chip 46 | 1nM_disso_minus0pM




Chip 47 | 100nM_asso_minus0pM




Chip 47 | 100nM_disso_minus0pM




Chip 47 | 100pM_asso_minus0pM




Chip 47 | 100pM_disso_minus0pM




Chip 47 | 10nM_asso_minus0pM




Chip 47 | 10nM_disso_minus0pM




Chip 47 | 1nM_asso_minus0pM




Chip 47 | 1nM_disso_minus0pM




Chip 48 | 100nM_asso_minus0pM




Chip 48 | 100nM_disso_minus0pM




Chip 48 | 100pM_asso_minus0pM




Chip 48 | 100pM_disso_minus0pM




Chip 48 | 10nM_asso_minus0pM




Chip 48 | 10nM_disso_minus0pM




Chip 48 | 1nM_asso_minus0pM




Chip 48 | 1nM_disso_minus0pM




Chip 52 | 100nM_asso_minus0pM




Chip 52 | 100nM_disso_minus0pM




Chip 52 | 100pM_asso_minus0pM




Chip 52 | 100pM_disso_minus0pM




Chip 52 | 10nM_asso_minus0pM




Chip 52 | 10nM_disso_minus0pM




Chip 52 | 1nM_asso_minus0pM




Chip 52 | 1nM_disso_minus0pM




Chip 53 | 100nM_asso_minus0pM




Chip 53 | 100nM_disso_minus0pM




Chip 53 | 100pM_asso_minus0pM




Chip 53 | 100pM_disso_minus0pM




Chip 53 | 10nM_asso_minus0pM




Chip 53 | 10nM_disso_minus0pM




Chip 53 | 1nM_asso_minus0pM




Chip 53 | 1nM_disso_minus0pM




Chip 54 | 100nM_asso_minus0pM




Chip 54 | 100nM_disso_minus0pM




Chip 54 | 100pM_asso_minus0pM




Chip 54 | 100pM_disso_minus0pM




Chip 54 | 10nM_asso_minus0pM




Chip 54 | 10nM_disso_minus0pM




Chip 54 | 1nM_asso_minus0pM




Chip 54 | 1nM_disso_minus0pM




Chip 55 | 100nM_asso_minus0pM




Chip 55 | 100nM_disso_minus0pM




Chip 55 | 100pM_asso_minus0pM




Chip 55 | 100pM_disso_minus0pM




Chip 55 | 10nM_asso_minus0pM




Chip 55 | 10nM_disso_minus0pM




Chip 55 | 1nM_asso_minus0pM




Chip 55 | 1nM_disso_minus0pM




Chip 56 | 100nM_asso_minus0pM




Chip 56 | 100nM_disso_minus0pM




Chip 56 | 100pM_asso_minus0pM




Chip 56 | 100pM_disso_minus0pM




Chip 56 | 10nM_asso_minus0pM




Chip 56 | 10nM_disso_minus0pM




Chip 56 | 1nM_asso_minus0pM




Chip 56 | 1nM_disso_minus0pM




Chip 57 | 100nM_asso_minus0pM




Chip 57 | 100nM_disso_minus0pM




Chip 57 | 100pM_asso_minus0pM




Chip 57 | 100pM_disso_minus0pM




Chip 57 | 10nM_asso_minus0pM




Chip 57 | 10nM_disso_minus0pM




Chip 57 | 1nM_asso_minus0pM




Chip 57 | 1nM_disso_minus0pM




Chip 59 | 100nM_asso_minus0pM




Chip 59 | 100nM_disso_minus0pM




Chip 59 | 100pM_asso_minus0pM




Chip 59 | 100pM_disso_minus0pM




Chip 59 | 10nM_asso_minus0pM



Chip 59 | 10nM_disso_minus0pM



Chip 59 | 1nM_asso_minus0pM



Chip 59 | 1nM_disso_minus0pM

